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Abstract
As multicore systems continue to gain ground in the High Performance
Computing world, linear algebra algorithms have to be reformulated or
new algorithms have to be developed in order to take advantage of the
architectural features on these new processors. Fine grain parallelism
becomes a major requirement and introduces the necessity of loose syn-
chronization in the parallel execution of an operation. This paper presents
algorithms for the Cholesky, LU and QR factorization where the opera-
tions can be represented as a sequence of small tasks that operate on
square blocks of data. These tasks can be dynamically scheduled for exe-
cution based on the dependencies among them and on the availability of
computational resources. This may result in an out of order execution of
the tasks which will completely hide the presence of intrinsically sequential
tasks in the factorization. Performance comparisons are presented with
the LAPACK algorithms where parallelism can only be exploited at the
level of the BLAS operations and vendor implementations. The described
approach shows encouraging results, continuing the trend established in
previous work by the same authors [7, 28, 29].
1 Introduction
In the last twenty years, microprocessor manufacturers have been driven to-
wards higher performance rates only by the exploitation of higher degrees of
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Instruction Level Parallelism (ILP). Based on this approach, several genera-
tions of processors have been built where clock frequencies were higher and
higher and pipelines were deeper and deeper. As a result, applications could
benefit from these innovations and achieve higher performance simply by relying
on compilers that could efficiently exploit ILP. Due to a number of physical lim-
itations (mostly power consumption and heat dissipation) this approach cannot
be pushed any further. For this reason, chip designers have moved their focus
from ILP to Thread Level Parallelism (TLP) where higher performance can be
achieved by replicating execution units (or cores) on the die while keeping the
clock rates in a range where power consumption and heat dissipation do not
represent a problem. Multicore processors clearly represent the future of com-
puting. It is easy to imagine that multicore technologies will have a deep impact
on the High Performance Computing (HPC) world where high processor counts
are involved and, thus, limiting power consumption and heat dissipation is a
major requirement. The Top500 [1] list released in June 2007 shows that the
number of systems based on the dual-core Intel Woodcrest processors grew in
six months (i.e. from the previous list) from 31 to 205 and that 90 more systems
are based on dual-core AMD Opteron processors.
Even if many attempts have been made in the past to develop parallelizing
compilers, they proved themselves efficient only on a restricted class of prob-
lems. As a result, at this stage of the multicore era, programmers cannot rely
on compilers to take advantage of the multiple execution units present on a pro-
cessor. All the applications that were not explicitly coded to be run on parallel
architectures must be rewritten with parallelism in mind. Also, those applica-
tions that could exploit parallelism may need considerable rework in order to
take advantage of the fine-grain parallelism features provided by multicores.
The current set of multicore chips from Intel and AMD are for the most part
multiple processors glued together on the same chip. There are many scalability
issues to this approach and it is unlikely that this type of architecture will scale
up beyond 8 or 16 cores. Even though it is not yet clear how chip designers
are going to address these issues, it is possible to identify some properties that
algorithms must have in order to match high degrees of TLP:
fine granularity: cores are (and probably will be) associated with relatively
small local memories (either caches or explicitly managed memories like
in the case of the STI Cell [31] architecture or the Intel Polaris[4] pro-
totype). This requires splitting an operation into tasks that operate on
small portions of data in order to reduce bus traffic and improve data
locality. Moreover, for those architectures where cache memories are re-
placed by local memories, like the STI Cell processor, fine granularity is
the only mean to achieve parallelism as suggested in previous work by the
authors [28].
asynchronicity: as the degree of TLP grows and the granularity of the opera-
tions becomes smaller, the presence of synchronization points in a parallel
execution seriously affects the efficiency of an algorithm. Moreover, using
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asynchronous execution models it is possible to hide the latency of access
to memory. The use of dynamic tasks execution was already studied in
the past [5, 6]
Section 2 shows why such properties cannot be achieved on algorithms imple-
mented in commonly used linear algebra libraries due to their scalability limits
in the context of multicore computing, Section 3 describes fine granularity, tiled
algorithms for the Cholesky, LU and QR factorizations and presents a program-
ming model for their asynchronous and dynamic execution; performance results
for this algorithm are shown in Section 5.
2 The LAPACK and ScaLAPACK libraries and
their scalability limits
The LAPACK [8] and ScaLAPACK [12] software libraries represent a de facto
standard for high performance dense Linear Algebra computations and have
been developed, respectively, for shared-memory and distributed-memory archi-
tectures1. In both cases exploitation of parallelism comes from the availability
of parallel BLAS.
The algorithms implemented in these two packages leverage the idea of block-
ing to limit the amount of bus traffic in favor of a high reuse of the data that
is present in the higher level memories which are also the fastest ones. This
is achieved by recasting Linear Algebra algorithms (like those implemented in
LINPACK) in a way that the most part of computations is done in Level-3
BLAS operations, where data reuse is guaranteed by the so called surface-to-
volume effect, and only a small part in Level-2 BLAS for which memory bus
speed constitutes a performance upper bound [15]. As a result, such algorithms
can be roughly described as the repetition of two fundamental steps:
panel factorization : depending of the Linear Algebra operation that has
to be performed, a number of transformations are computed for a small
portion of the matrix (the so called panel). These transformations, com-
puted by means of Level-2 BLAS operations, can be accumulated (the
way they are accumulated changes depending on the particular operation
performed).
trailing submatrix update : in this step, all the transformations that have
been accumulated during the panel factorization, can be applied at once
to the rest of the matrix (i.e. the trailing submatrix) by means of Level-3
BLAS operations.
Because the panel size is very small compared to the trailing submatrix size,
block algorithms are very rich in Level-3 BLAS operations which provide high
performance on memory hierarchy systems.
1Here and in what follows, with LAPACK and ScaLAPACK we refer exclusively to the
libraries reference implementations.
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Both LAPACK and ScaLAPACK only exploit parallelism at the BLAS level,
i.e., by means of multithreaded BLAS libraries (GotoBLAS [19], MKL [2], AT-
LAS [38], ESSL[5], . . . ) in the former case and by means of the PBLAS [13]
library in the latter. Because Level-2 BLAS operations cannot be efficiently
parallelized on shared memory (multicore) architectures due to the bus bottle-
neck, exploitation of parallelism only at the BLAS level introduces a fork-join
execution pattern where:
• scalability is limited by the fact that the relative cost of strictly sequen-
tial operations (i.e., the panel factorization) increases when the degree of
parallelism grows,
• asynchronicity cannot be achieved because multiple threads are forced to
wait in an idle state for the completion of sequential tasks.
LAPACK
BLAS
pThreads OpenMP
pThreads OpenMP
LAPACK
BLAS BLAS
Parallelism
Parallelism
Figure 1: Transition from sequential algorithms that rely on parallel BLAS to
parallel algorithms.
Algorithms for the QR, LU and Cholesky factorizations based on recursion
have been developed in the past [16, 23] in order to increase the amount of com-
putations performed in Level-3 BLAS operations inside the panel. Even though
they allow a better exploitation of BLAS level parallelism, these algorithms are
still not suitable for achieving fine granularity levels.
As multicore systems require finer granularity and higher asynchronicity,
considerable advantages may be obtained by reformulating old algorithms or
developing new algorithms in a way that their implementation can be easily
mapped on these new architectures by exploiting parallelism at an higher level.
This transition is shown in Figure 1. Approaches along these lines have already
been studied in [5, 6] and, more recently, by van de Geijn et al. [11, 20] and the
authors of this paper [10, 11, 28, 29].
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The technique described in [10, 29] consists of breaking the trailing subma-
trix update into smaller tasks that operate on a block-column (i.e., a set of
b contiguous columns where b is the block size). The algorithm can then be
represented as a Directed Acyclic Graph (DAG) where nodes represent tasks,
either panel factorization or update of a block-column, and edges represent
dependencies among them. The execution of the algorithm is performed by
asynchronously scheduling the tasks in a way that dependencies are not vio-
lated. This asynchronous scheduling results in an out-of-order execution where
slow, sequential tasks are hidden behind parallel ones. Even if this approach
provides significant speedup, as shown in [10, 29], it is exposed to scalability
problems. Due to the relatively high granularity of the tasks, the scheduling of
tasks may have a limited flexibility and the parallel execution of the algorithm
may be affected by an unbalanced load. Moreover, such a 1-D partitioning of
the computational tasks is not suited for such architectures like the Cell proces-
sor where memory requirements impose a much smaller granularity. The work
described here aims at overcoming these limitations based on the usage of the
“tiled” algorithms described in Section 3.
The following sections describe the application of the idea of dynamic schedul-
ing and out of order execution to a class of algorithms for Cholesky, LU and
QR factorizations where finer granularity of the operations and higher flexibility
for the scheduling can be achieved. Fine granularity is obtained by using algo-
rithms where the whole factorization can be described as a sequence of tasks
that operate on small, square, portions of a matrix (i.e., tiles). Asynchronicity
is obtained by executing such algorithms according to a dynamic, graph driven
model.
3 Fine Granularity Algorithms for the Cholesky,
LU and QR Factorizations
As described in Section 1, fine granularity is one of the main requirements that
is demanded to an algorithm in order to achieve high efficiency on a parallel
multicore system. This section shows how it is possible to achieve this fine
granularity for the Cholesky, LU and QR factorizations by using “tiled” al-
gorithms. Besides providing fine granularity, the use of tiled algorithms also
makes it possible to exploit more efficient storage format for the data such as
Block Data Layout (BDL). The benefits of BDL have been extensively studied
in the past, for example in [24, 25], and recent studies [7, 11] demonstrate how
fine-granularity parallel algorithms can benefit from BDL. A set of dense linear
algebra algorithms for the BDL storage format, was also introduced in the past
by Gustavson et al. [24, 25].
Section 4 shows how the idea of dynamic scheduling and out of order execu-
tion, already discussed in [10, 29], can be applied to these algorithms in order to
achieve the other important property described in Section 1, i.e. asynchronic-
ity. These ideas are not new and have been proposed a number of times in the
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past [14, 30].
3.1 A Tiled Algorithm for the Cholesky Factorization
Developing a tiled algorithm for the Cholesky factorization is a relatively easy
task since each of the elementary operations in the standard LAPACK block
algorithm can be broken into a sequence of tasks that operate on small portions
of data. The benefits of such approach on parallel multicore systems have been
already discussed in the past [11, 22, 25, 28].
The tiled algorithm for Cholesky factorization will be based on the following
set of kernel subroutines:
DPOTF2 . This LAPACK subroutine is used to perform the unblocked Cholesky
factorization of a symmetric positive definite tile Akk of size b×b producing
a unit, lower triangular tile Lkk. Thus, using the notation input −→
output, the call DPOTF2(Akk, Lkk) will perform
Akk −→ Lkk = Cholesky(Akk)
DTRSM . This BLAS subroutine is used to apply the transformation computed by
DPOTF2 to a Aik tile by means of a triangular system solve. The DTRSM(Lkk,
Aik, Lik) performs
Lkk, Aik −→ Lik = AikL−Tkk
DGSMM . This subroutine is used to update the tiles Aij in the trailing submatrix
by mean of a matrix-matrix multiply. In the case of diagonal tiles, i.e. Aij
tiled where i = j, this subroutine will take advantage of their triangular
structure. The call DGSMM(Lik, Ljk, Aij)
Lik, Ljk, Aij −→ Aij = Aij − LikLTjk
Assume a symmetric, positive definite matrix A of size n×n where n = p∗ b
for some value b that defines the size of the tiles
A =

A11 0 · · · 0
A21 A22 · · · 0
...
...
. . .
...
Ap1 Ap2 · · · App

where all the Aij are of size b × b; then the tiled Cholesky algorithm can be
described as in Algorithm 1.
Note that no extra memory area is needed to store the Lij tiles since they
can overwrite the corresponding Aij tiles from the original matrix.
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Algorithm 1 Tiled Cholesky factorization
1: for k=1,...,p do
2: DPOTF2(Akk, Lkk)
3: for i = k + 1, ..., p do
4: DTRSM(Lkk, Aik, Lik)
5: end for
6: for i = k + 1, ..., p do
7: for j = k + 1, ..., i do
8: DGSMM(Lik, Ljk, Aij)
9: end for
10: end for
11: end for
3.2 A Tiled Algorithm for the LU and QR Factorizations
Although the same approach as for Cholesky can also be applied to the LU
and QR factorizations [24], this method, which consists of simply rearranging
the LAPACK algorithm in terms of operations by tiles, incurs into efficiency
problems due to the fact that, in a panel factorization step, each of the tiles
that compose the panel is accessed multiple times.
For this reason we propose an algorithmic change which takes its roots in
updating factorizations [18, 36]. Using updating techniques to tile the algo-
rithms have first2 been proposed by Yip [40] for LU to improve the efficiency
of out-of-core solvers, and were recently reintroduced in [21, 27, 32] for LU and
QR, once more in the out-of-core context. A similar idea has also been pro-
posed in [9] for Hessenberg reduction in the parallel distributed context. The
efficiency of these algorithms in a parallel multicore system has been discussed,
for the QR factorization, in [7]; specifically the algorithm used in [7] is a simpli-
fied variant of that discussed in [21] that aims at overcoming the limitations of
BLAS libraries on small size tiles. The cost of this simplification is an increase
in the operation count for the whole QR factorization. In this document the
same algorithm as in [21] is used to achieve high efficiency for both the LU and
QR factorizations; performance results show that this choice, while limiting the
operation count overhead to a negligible amount, still delivers high execution
rates. This approach has been presented for the QR factorization in [20].
A stability analysis for the tiled algorithm for LU factorization may be found
in [32].
3.2.1 Tiled Algorithm for the QR Factorization
The description of the tiled algorithm for the QR factorization will be based on
the following sets of kernel subroutines:
DGEQRT. This subroutine was developed to perform the block QR factorization
2to our knowledge
7
of a diagonal block Akk of size b × b with internal block size s. This op-
eration produces an upper triangular matrix Rkk, a unit lower triangular
matrix Vkk that contains b Householder reflectors and an upper triangular
matrix Tkk as defined by the compact WY technique for accumulating
Householder transformations [34]. This kernel subroutine is based on the
LAPACK DGEQRF one and, thus, it consists mostly of Level-3 BLAS op-
erations; in addition to the LAPACK subroutine, DGEQRT also computes
the Tkk matrix.
Thus, using the notation input −→ output, the call DGEQRT(Akk, Vkk, Rkk,
Tkk) performs
Akk −→ (Vkk, Rkk, Tkk) = QR(Akk)
DLARFB. This LAPACK subroutine, based exclusively on Level-3 BLAS oper-
ations, will be used to apply the transformation (Vkk, Tkk) computed by
subroutine DGEQRT to a tile Akj producing a Rkj tile.
Thus, DLARFB(Akj , Vkk, Tkk, Rkj) performs
Akj , Vkk, Tkk −→ Rkj = (I − VkkTkkV Tkk)Akj
DTSQRT. This subroutine was developed to perform the blocked QR factorization
of a matrix that is formed by coupling an upper triangular block Rkk
with a square block Aik with internal block size s. This subroutine will
return an upper triangular matrix Rkk, an upper triangular matrix Tik
as defined by the compact WY technique for accumulating householder
transformations, and a tile Vik containing b Householder reflectors where
b is the tile size.
Then, DTSQRT(Rkk, Aik, Vik, Tik) performs(
Rkk
Aik
)
−→ (Vik, Tik, Rkk) = QR
(
Rkk
Aik
)
DSSRFB. This subroutine was developed to update the matrix formed by cou-
pling two square blocks Rkj and Aij applying the transformation com-
puted by DTSQRT.
Thus, DSSRFB(Rkj , Aij , Vik, Tik) performs(
Rkj
Aij
)
, Vik, Tik −→
(
Rkj
Aij
)
= (I − VikTikV Tik )
(
Rkj
Aij
)
Note that no extra storage is required for the Vij and Rij since those tiles
can overwrite the Aij tiles of the original matrix A; a temporary memory area
has to be allocated to store the Tij tiles. Further details on the implementation
of the DTSQRT and DSSRFB are provided in Section 3.2.3.
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Assuming a matrix A of size pb× qb
A11 A12 . . . A1q
A21 A22 . . . A2q
...
. . .
...
Ap1 Ap2 . . . Apq

where b is the block size and each Aij is of size b× b, the QR factorization can
be performed as in Algorithm 2.
Algorithm 2 The tiled algorithm for QR factorization.
1: for k = 1, ...,min(p, q) do
2: DGEQRT(Akk, Vkk, Rkk, Tkk)
3: for j = k + 1, ..., q do
4: DLARFB(Akj , Vkk, Tkk, Rkj)
5: end for
6: for i = k + 1, ..., p do
7: DTSQRT(Rkk, Aik, Vik, Tik)
8: for j = k + 1, ..., q do
9: DSSRFB(Rkj , Aij , Vik, Tik)
10: end for
11: end for
12: end for
3.2.2 Tiled Algorithm for the LU Factorization
The description of the tiled algorithm for the LU factorization will be based on
the following sets of kernel subroutines.
DGETRF. This LAPACK subroutine, consisting mostly of Level-3 BLAS opera-
tions, performs a block LU factorization of a tile Akk of size b × b with
internal block size s. As a result, two matrices Lkk and Ukk, unit-lower
and upper triangular respectively, and a permutation matrix Pkk are pro-
duced. Thus, using the notation input −→ output, the call DGETRF(Akk,
Lkk, Ukk, Pkk) will perform
Akk −→ Lkk, Ukk, Pkk = LU(Akk)
DGESSM. This routine, based on Level-3 BLAS operations, was developed to
apply the transformation (Lkk, Pkk) computed by the DGETRF subroutine
to a tile Akj . thus the call DGESSM(Akj , Lkk, Pkk, Ukj) will perform
Akj , Lkk, Pkk −→ Ukj = L−1kk PkkAkj
DTSTRF. This subroutine was developed to perform the block LU factorization
of a matrix that is formed by coupling the upper triangular block Ukk
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with a square block Aik with internal block size s. This subroutine will
return an upper triangular matrix Ukk, a unit, lower triangular matrix Lik
and a permutation matrix Pik. Thus, the call DTSTRF(Ukk, Aik, Pik) will
perform (
Ukk
Aik
)
−→ Ukk, Lik, Pik = LU
(
Ukk
Aik
)
DSSSSM. This subroutine was developed to update the matrix formed by cou-
pling two square blocks Ukj and Aij applying the transformation computed
by DTSTRF. Thus the call DSSSSM(Ukj , Aij , Lik, Pik) performs(
Ukj
Aij
)
, Lik, Pik −→
(
Ukj
Aij
)
= L−1ik Pik
(
Ukj
Aij
)
Note that no extra storage is required for the Uij since they can overwrite
the correspondent Aij tiles of the original matrix A. A memory area must be
allocated to store the Pij and part of the Lij ; the Lij tiles, in fact, are 2b × b
matrices, i.e. two tiles arranged vertically and, thus, one tile can overwrite
the corresponding Aij tile and the other is stored in the extra storage area3.
Further details on the implementation of the DTSTRF and DSSSSM are provided
in Section 3.2.3.
Assuming a matrix A of size pb× qb
A11 A12 . . . A1q
A21 A22 . . . A2q
...
. . .
...
Ap1 Ap2 . . . Apq

where b is the block size and each Aij is of size b× b, the LU factorization can
be performed as in Algorithm 3.
Since the only difference between Algorithms 2 and 3 is in the kernel sub-
routines, and noting, as explained before, that the Rij , Vij , Uij and Lij tiles
are stored in the corresponding memory locations that contain the tiles Aij
of the original matrix A (the Lij only partially), a graphical representation of
Algorithms 2 and 3 is as in Figure 2.
3.2.3 Reducing the Cost of the Tiled Algorithms for the QR and LU
Factorization
Because the gap between processor and memory speeds is likely to increase
with multicore technologies, the usage of blocking transformations is of great
importance to achieve high data reuse in linear algebra operations. However,
blocking of transformations introduces an extra cost in the operation count of
the tiled algorithms for the QR and LU factorizations [7, 20, 21, 27, 32]. In this
3the upper part of Lij is, actually, a group of b/s unit, lower triangular matrices each of
size s× s and, thus, only a small memory area is required to store it.
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Algorithm 3 The tiled algorithm for LU factorization.
1: for k = 1, ...,min(p, q) do
2: DGETRF(Akk, Lkk, Ukk, Pkk)
3: for j = k + 1, ..., q do
4: DGESSM(Akj , Lkk, Pkk, Ukj)
5: end for
6: for i = k + 1, ..., p do
7: DTSTRF(Ukk, Aik, Pik)
8: for j = k + 1, ..., q do
9: DSSSSM(Ukj , Aij , Lik, Pik)
10: end for
11: end for
12: end for
section we describe a method, presented in [20, 21, 27, 32], to keep this extra
cost limited to a negligible amount. Since this method applies identically to the
tiled algorithms for both the QR and LU factorizations, only the former case is
treated in the following discussion.
Based on the observation that the DGEQRT, DLARFB and DTSQRT kernels only
contribute lower order terms (only O(n2), n being the size of the problem), the
cost of the tiled algorithm for the QR factorization is determined by the cost
of the DSSRFB kernel. It is, thus, important to pay attention to the way the
transformations applied by DSSRFB are computed and accumulated in DTSQRT.
The method presented in [7, 20, 21, 27, 32] suggests that these transformations
can be accumulated in sets of s; assuming s  b, where b is the tile size, the
extra cost introduced by blocking is limited to a negligible amount, as demon-
strated below. This technique is illustrated in Figure 3. Assuming b/s = t, the
DTSQRT(U , A, V , T ) performs a loop of t repetitions where, at each step i, a set
of s Householder reflectors Vi = (vi1vi2 . . . vis) are computed and accumulated
according to the WY technique already mentioned above. As a result of the
accumulation, an upper triangular matrix Ti of size s× s is formed ( Vi and Ti
are highlighted in black in Figure 3(center)). This amounts to a blocking QR
factorization (with block size s) of the couple formed by the U and A tiles (in
Figure 3 (left) the panel and the trailing submatrix are highlighted in black and
grey, respectively). By the same token, the DSSRFB(B, C, V , T ) performs a loop
of t repetitions where, at step i, a portion of the B and C tiles is updated by
the application of the transformations computed in DTSQRT and accumulated in
Vi and Ti. The data updated at each step of DSSRFB is highlighted in grey in
Figure 3 (right).
The cost for a single call of the DSSRFB kernel is, ignoring the lower order
terms, 4b3 + sb2; consequently, the cost of the whole QR factorization is
q∑
k=1
(4b2 + sb2)(p− k)(q − k) ' 2n2(m− n
3
)(1 +
s
4b
)
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k=1 k=1, j=2 k=1, j=3
k=1, i=2 k=1, i=2, j=2 k=1, i=2, j=3
k=1, i=3 k=1, i=3, j=2 k=1, i=3, j=3
DLARFB/DGESSM
DSSRFB/DSSSSM DSSRFB/DSSSSM
DSSRFB/DSSSSM DSSRFB/DSSSSM
DGEQRT/DGETRF
DTSQRT/DTSTRF
DTSQRT/DTSTRF
DLARFB/DGESSM
Figure 2: Graphical representation of one repetition of the outer loop in Algo-
rithms 2 and 3 on a matrix with p = q = 3. A thick border shows the tiles that
are being read and a gray fill shows the tiles that are being written at each step.
As expected the picture is very similar to the out-of-core algorithm presented
in [21].
assuming that q < p and that p and q are big enough so that it is possible to
ignore the O(n2) contributions from the DGEQRT, DLARFB and DTSQRT kernels. It
must be noted that, when s = b, the cost of the tiled algorithm is 25% higher
than that of the standard LAPACK one; the choice s = b may help overcoming
the limitations of commonly used BLAS libraries on small size data [7] but, as
performance results show (see Section 5) it is possible to define values for b and
12
DSSRFBDTSQRT
A
U T
V
B
C
Figure 3: Details of the computation and accumulation of transformations in
DTSQRT and their application in DSSRFB.
s capable of reducing the extra cost to a negligible amount while providing a
good level of performance.
This tile level blocking technique can be applied to the DTSRFT and DSSSSM
kernel subroutines for the tiled LU factorization as well. This leads to a cost of
2b3 + sb2 for the DSSSSM kernel and
q∑
k=1
(2b2 + sb2)(p− k)(q − k) ' n2(m− n
3
)(1 +
s
2b
)
for the whole factorization under the same assumption as before.
It has to be noted that, too small values for s may hurt the performance of
the Level-3 BLAS operations used in the kernel subroutines. It is, thus, very
important to carefully choose the correct values for b and s that offer the better
compromise between extra cost minimization and efficiency of Level-3 BLAS
operations.
3.2.4 Stability of the Tiled Algorithm for the LU Factorization
Algorithm 3 performs eliminations with different pivots than Gaussian elimina-
tion with partial pivoting (GEPP). For eliminating the (n−k) entries in column
k, partial pivoting chooses a unique pivot while, Algorithm 3 potentially uses
up to (n − k)/b pivots. The pivoting strategy considered in Algorithm 3 is in-
deed a tiled version of Gaussian elimination with pairwise pivoting (GEWP)
where GEPP is used at the block level. For this reason, we call the pivoting
strategy used by Algorithm 3: Gaussian elimination with tiled pairwise pivoting
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(GETWP). When b = 1 (a n–by–n tiled matrix with 1–by–1 tiles), GETWP
reduces to GEWP. When b = n (a 1–by–1 tiled matrix with n–by–n tiles),
GETWP reduces to GEPP.
GEWP dates back to Wilkinson’s work [39]. Wilkinson’s motivation was to
cope with limited amount of memory in contemporary computers. The approach
has been since successfully used in out-of-core solvers (e.g. [27, 32, 33, 40]) or
in the parallel context (see [17, §4.2.2] for a summary of references).
The stability analysis of GEPP is not well understood, the accepted idea
is that GEPP is practically stable. It is only our experience that makes us
conjecture that the practical behavior is stable and indeed far different from a
few contrived unstable examples [26, 37].
Unfortunately and unsurprisingly, the stability analysis of GETWP is as
badly understood. In this section, we build experience with this pivoting strat-
egy and conclude that
1. GETWP is less stable than GEPP; the smaller b is, the less stable the
method is;
2. we highly recommend to check the backward error for the solution after
a linear solve (i.e. do not trust the answer, check it) and perform a few
steps of iterative refinement if needed;
3. our observations have lead to more questions than answers.
GEPP and GETWP consists in the successive applications onto A of both
an elementary unit lower triangular matrix (L) and an elementary permutation
matrix (P ). For GEPP, there are (n− 1) couples and we write
U = Ln−1Pn−1 . . . L1P1A. (1)
For GETWP, with p = n/b, there are (p)(p− 1)/2 couples and we write:
U = Lp,pPp,pLp,p−1Pp,p−1Lp−1,p−1Pp−1,p−1 . . . L2,pP2,p . . . L2,2P2,2L1,pP1,p . . . L1,1P1,1A.
(2)
In GEPP and GETWP, a pivot can eliminate an element only if the elim-
inator (pivot) is larger in absolute value than the eliminatee. Consequently,
the multipliers (the off-diagonal elements of Lk (GEPP) or Li,j (GETWP)) are
smaller or equal than 1 in absolute value.
In the case of GEPP, Equation (1) can be rearranged in the form:
LU = PA, (3)
where P = Pn−1 . . . P1 and L is obtained by taking nonzeros off-diagonal ele-
ments in the elementary transformations Lk, changing their signs, and applying
the permutations accordingly. Therefore, in GEPP, all the entries below the
diagonal of L are smaller than 1 in absolute value. Consequently, the norm of L
is bounded independently of A, we have ‖L‖∞ ≤ n. This observation is crucial
in the study of the stability of GEPP and explains the focus in the literature
on ‖U‖∞/‖A‖∞.
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In the case of GETWP, we define
N = (Lp,pPp,pLp,p−1Pp,p−1Lp−1,p−1Pp−1,p−1 . . . L2,pP2,p . . . L2,2P2,2L1,pP1,p . . . L1,1P1,1)
−1
,
(4)
so that we can write from Equation (2):
NU = A. (5)
Equation (5) is to GETWP what Equation (3) is to GEPP. We note that N
is a mathematical artifact and in practice N is not computed but manipulated
through Li,k and Pi,k.
Three main differences occur between L from GEPP and N from GETWP:
1. N is the combination of permutations and elementary transformations,
the effect of which can not be dissociated in two matrices L and P as it
is for GEPP , this complicates notably any analysis,
2. although we need n(n− 1)/2 elements to store all the (Li,j)’s, the matrix
N is not unit lower triangular and has in general a lot more than n(n−1)/2
entries,
3. the absolute values of the entries of the off-diagonal elements of N can be
greater than 1 and in practice they are notably larger, therefore a stability
analysis of GETWP requires us not only to monitor ‖U‖∞ but also ‖L‖∞.
In term of related theoretical work, Sorensen [35] has proved that the worst
case behavior for the growth in U for GETWP is 2n−1 (same bound for GEPP)
while the worst case behavior for the growth in L is 2n−1 (GEPP is
√
n). We
know that these worth case scenarios come from contrived examples and so our
present analysis tries to clarify what the general case behavior is.
Experimental results of the stability of GEWP are given in [37] where Tre-
fethen and Schreiber experimentally showed that the growth factor in U is
smaller than n for a set of random matrices (n ≤ 1024). Quintana-Ort´ı and van
de Geijn [32] have experimentally studied GETWP on random matrices with
two tiles (case b = n/2).
The present section details results for GETWP with various block sizes on
matrices coming from random matrices and applications.
Random matrices. We take 10 random matrices of size n = 2048 (A=randn(n)).
Any reported quantities reported is indeed the mean obtained from this sample.
To evaluate the backward error for the factorization of GETWP, we need to
compute the N factor. From Equation (4), we get
N = P−11,1L
−1
1,1 . . . P
−1
1,pL
−1
1,pP
−1
2,2L
−1
2,2 . . . P
−1
2,pL
−1
2,p . . . P
−1
p−1,p−1L
−1
p−1,p−1P
−1
p,p−1L
−1
p,p−1P
−1
p,pL
−1
p,p.
On the left of Figure 4, we plot the backward error for the factorization
obtained with GETPW (‖A−NwpUwp‖∞
‖A‖∞
)
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and the backward error for the solution when solving a linear system of equations
with the GETPW factorization and a random right-hand side( ‖y −Axwp‖∞
‖A‖∞‖xwp‖∞
)
.
The horizontal axis represents various numbers of tiles (p). For p = 1, there
is one tile so the algorithm is indeed GEPP. For p = 2, there are four 1024–
by–1024 tiles, etc. As the number of tiles increases, the stability of GETWP
decreases. We note that there is a significant difference between the backward
error for the solution and the backward error for the factorization.
On the right of Figure 4, we plot the three quantities:
‖Nwp‖∞, ‖Uwp‖∞, and ‖|Nwp| · |Uwp|‖∞.
The relevant quantity for the stability of the factorization being ‖|Nwp| · |Uwp|‖∞.
‖Nwp‖∞ and ‖Uwp‖∞ being good indicators of how large this first quantity might
be. We observe that the growth in Uwp (‖Uwp‖∞) is almost constant as we in-
crease the number of tiles, unfortunately the growth in Nwp (‖Nwp‖∞) is in-
creasing quite significantly with p. We note however that ‖|Nwp| · |Uwp|‖∞ is
significantly smaller than ‖Nwp‖∞‖Uwp‖∞ which means that, hopefully, all the
growth observed in N does not end up in the error in the factorization. We
acknowledge that the mechanism behind this observation is not yet understood.
We report a last experiment that is worth noting. Since we are working
with random matrices, a reasonable pivoting strategy to consider is Gaussian
elimination with no pivoting (GENP). In this context, we would hope that
GETWP is at least better than GENP. It turns out that this is not the case for
the backward error for the factorization. We report for GENP a mean error of
2 · 10−11 while it is the mean error is 7 · 10−11 for GETWP and p = 128. Once
more, we acknowledge that the mechanism behind this observation is not yet
understood.
Matrix Market matrices. In Figure 5, we present stability results for GETWP
compared to GEPP on matrices from Matrix Market [3]. At the date of May
2008, we took all the matrices from Matrix Market with size (n) between 1 and
6000 which are square, which are associated with Linear System, and which are
in Matrix Market format (.mtx.gz)4 This methodology provides us 159 matrices.
For all these matrices, we assign a random right-hand side y (y = randn(n,1);)
whether or not the matrix had a prescribed right-hand side on Matrix Market.
The tile size b is a function of the matrix size n. In this experiment, we want
to keep p = n/b constant with p = 32.
We note that some of these matrices will provide us with U factors that have
exact 0’s on their diagonals. This will result in NaN or Inf results.
4This last restriction implies that we have discarded the five matrices that were in Harwell
Boeing format (.pse.gz).
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Figure 4: We take a sample of 10 random matrices of size n = 2048. On the
left, we plot the mean backward error obtained for the GETPW factorization
and the mean backward error for the solution when solving a linear system of
equations with the GETPW factorization with a random right-hand side. In
the x-axis, we make the tile size (b) decrease from b = n = 2048 (corresponds
to p = 1) to b = 16 (corresponds to p = 128). On the right, we plot the mean
of various relevant quantities for the GETPW factorization.
On the left in Figure 5, we give the histogram of the ratio of the backward
error for the solution when solving a linear system of equations( ‖y −Axwp‖∞
‖A‖∞‖xwp‖∞
)
/
( ‖y −Axpp‖∞
‖A‖∞‖xpp‖∞
)
.
On the right in Figure 5, we give the histogram of the ratio of the backward
error for the factorization(‖A−NwpUwp‖∞
‖A‖∞
)
/
(‖PA− LppUpp‖∞
‖A‖∞
)
.
We have set any backward error (for the solution or for the factorization)
smaller than the machine precision at the level of the machine precision.
For 146 matrices out of 1475, we solve the linear system with a backward
error for the solution lower than the one of GEPP times 25 (Figure 5 left).
For 121 matrices out of 147, we obtain a backward error for the factorization
lower than the one of GEPP times 25 (Figure 5 right).
The worst case matrix is in both case the matrix named orani. Its condition
number is about 104 and its order is n = 2, 529. The ratio of backward error is
4.6 · 107 for the factorization and 1.9 · 104 for the solution. If we compare the
norm of the factors, we get:
‖Nwp‖∞ = 2 · 105, ‖Uwp‖∞ = 6 · 104, and ‖Lpp‖∞ = 20, ‖Upp‖∞ = 10,
where we initially had ‖A‖∞ = 9. We see that, for this special case, GETWP
suffers of growth in the N factor and growth in the U factor.
512 matrices are indeed structurally singular and produce a 0 on the diagonal of the U
factor for both GEPP and GETWP
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Figure 5: Histogram representing the distribution of the ratio ‖y −
Axwp‖∞/(‖A‖∞‖xwp‖∞) for GETWP over ‖y − Axpp‖∞/(‖A‖∞‖xpp‖∞) for
GEPP (left) and the ratio of ‖A − NwpUwp‖∞/‖A‖∞ for GETWP over ‖PA −
LppUpp‖∞/‖A‖∞ for GEPP (right). Matrices are taken from the Matrix-Market
collection [3] and right-hand sides are random.
4 Graph driven asynchronous execution
Following the approach presented in [7, 10, 29], Algorithms 1, 2 and 3 can be
represented as a Directed Acyclic Graph (DAG) where nodes are computational
tasks performed in kernel subroutines and where edges represent the dependen-
cies among them. Figure 6 show the DAG for the tiled QR factorization when
Algorithm 2 is executed on a matrix with p = q = 3. Note that these DAGs
have a recursive structure and, thus, if p1 ≥ p2 and q1 ≥ q2 then the DAG for
a matrix of size p2 × q2 is a subgraph of the DAG for a matrix of size p1 × q1.
This property also holds for most of the algorithms in LAPACK.
Once the DAG is known, the tasks can be scheduled asynchronously and
independently as long as the dependencies are not violated. A critical path
can be identified in the DAG as the path that connects all the nodes that have
the higher number of outgoing edges; this non conventional definition of critical
path stems from the observation that anticipating the execution of nodes with
an higher number of outgoing edges maximises the number of tasks in a “ready”
state. Based on this observation, a scheduling policy can be used, where higher
priority is assigned to those nodes that lie on the critical path. Clearly, in the
case of our block algorithm for QR factorization, the nodes associated to the
DGEQRT subroutine have the highest priority and then three other priority levels
can be defined for DTSQRT, DLARFB and DSSRFB in descending order.
This dynamic scheduling results in an out of order execution where idle
time is almost completely eliminated since only very loose synchronization is
required between the threads. Figure 7 shows part of the execution flow of
Algorithm 2 using 8 cores machine when tasks are dynamically scheduled based
on dependencies in the DAG. Each line in the execution flow shows which tasks
are performed by one of the threads involved in the factorization.
Figure 7 shows that all the idle times, which represent the major scala-
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Figure 6: The dependency graph of Algorithm 2 on a matrix with p = q = 3.
Figure 7: The execution flow for dynamic scheduling, out of order execution of
Algorithm 2.
bility limit of the fork-join approach, can be removed thanks to the very low
synchronization requirements of the graph driven execution. The graph driven
execution also provides some degree of adaptivity since tasks are scheduled to
threads depending on the availability of execution units.
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4.1 Implementation Details
The approach based on the combination of tiled algorithms, Block Data Layout
and graph driven, dynamic execution (as described, respectively, in Sections 3
and 4) has been validated in a software implementation based on the pThreads
POSIX standard. The graph of dependencies is implicitly represented in a
shared progress table. Each thread in the pool is self-scheduled: it check the
shared progress table to identify a set of doable tasks and then picks one of them
according to a priority policy. Once a thread terminates the execution of a task,
it updates the progress table accordingly. Because the centralized progress table
may represent a bottleneck and may imply more synchronization as the degree
of parallelism grows, the object of future work will be to distribute the handling
of the dependency graph.
Despite the choice of using the pThreads standard, the presented approach
may also be implemented by means of other technologies like, for examples
OpenMP or MPI or even an hybrid combination of them.
5 Performance Results
The performance of the tiled algorithms for Cholesky, QR ad LU factorizations
with dynamic scheduling of tasks (using ACML-4.0.0 BLAS for tile computa-
tions) has been measured on the system described in Table 1 and compared
to the performance of the MKL-9.1 and ACML-4.0.0 implementations and to
the fork-join approach, i.e., the standard algorithm for block factorizations of
LAPACK associated with multithreaded BLAS (ACML-4.0.0)6. In the follow-
ing figures, the tiled algorithms with dynamic scheduling are referred to as
PLASMA (Parallel Linear Algebra for Scalable Multicore Architectures), the
name of the project inside which the presented work was developed.
8-way dual Opteron
Architecture AMD R©Opteron R©8214
Clock speed 2.2 GHz
# cores 2× 8 = 16
Peak performance 70.4 Gflop/s
Memory 65 GB
Compiler suite Intel 9.1
BLAS libraries MKL-9.1.023, ACML-4.0.0
DGEMM performance 57.5 Gflop/s
Table 1: Details of the system used for the following performance results.
Figures 8, 9, 10 report the performance of the Cholesky, QR and LU fac-
torizations for the tiled algorithms with dynamic scheduling, the MKL-9.1 and
6For both tiled algorithms and LAPACK, the choice of the underlying BLAS library is
such that the highest performance possible is achieved
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Figure 8: Cholesky factorization.
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Figure 9: QR factorization.
ACML-4.0.0 implementation and the LAPACK block algorithms with multi-
threaded BLAS. For the tiled algorithms, the tile size and (for QR and LU) the
internal blocking size have been chosen in order to achieve the best performance
possible. As a reference, the tile size is in the range of 200 and the internal block-
ing size in the range of 20-40. In the case of the LAPACK block algorithms, the
block size 7 has been tuned in order to achieve the best performance; specifically
the block size was set to 100. These graphs show the performance measured us-
ing the maximum number of cores available on the system (i.e., 16) with respect
to the problem size. The axis of ordinates has been scaled to reflect the theo-
retical peak performance of the system (i.e. the top value is 70.4 Gflop/s) and,
also, as a reference, the performance of the matrix-matrix multiply (DGEMM)
has been reported.
Figure 11 shows the weak scalability, i.e. the flop rates versus the number of
cores when the local problem size is kept constant (nloc=5,000) as the number
of cores increases.
In order to reflect the time to completion, in all the figures the operation
count of the tiled algorithms for QR and LU factorizations is assumed to be
the same as that of the LAPACK block algorithm; for what discussed in Sec-
tion 3.2.3, this assumption is only slightly inaccurate since the amount of extra
flops can be considered negligible for a correct choice of the internal blocking
size s.
Figures 8 and 9 provide roughly the same information: the tiled algorithm
combined with asynchronous graph driven execution delivers higher execution
rates than the fork-join approach (i.e. LAPACK block algorithm with multi-
threaded BLAS) and performs around 50% better than a vendor implementation
of the operation. An important remark has to be made for the Cholesky factor-
ization: the left-looking variant (see [15] for more details) of the block algorithm
is implemented in LAPACK. This variant delivers very poor performance when
7the block size in the LAPACK algorithm sets the width of the panel.
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Figure 10: LU factorization.
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Figure 11: PLASMA software: scala-
bility.
compared to the right-looking one; a sequential right-looking implementation of
the Cholesky factorization that uses multithreaded BLAS would run at higher
speed than that measured on the LAPACK version.
In the case of the LU factorization, even if it still provides a considerable
speedup with respect to the fork-join approach, the tiled algorithm delivers,
asymptotically, roughly the same performance as the MKL-9.1 vendor imple-
mentation. This is mostly due to two main reasons:
1. pivoting: in the block LAPACK algorithm, entire rows are swapped at
once and, at most, n swaps have to be performed where n is the size
of the problem. With pairwise pivoting, which is the pivoting scheme
adopted in the tiled algorithm, at most n2/(2b) can happen and all the
swaps are performed in a very inefficient way since rows are swapped in
pieces of size b.
2. internal blocking size: as shown in Section 3.2.3, the flop count of the tiled
algorithm grows by a factor of 1 + s/(2b). To keep this extra cost limited
to a negligible amount, a very small internal block size s has to be chosen.
This results in a performance loss due to the limitations of BLAS libraries
on small size data.
It must be noted, however, that the tiled algorithm for LU factorization,
reaches the asymptotic performance faster thus providing considerable perfor-
mance benefit for lower size problems. This is a consequence of the fact that,
once the values for the tile size b and blocking factor s are fixed, the performance
of the BLAS operations is constant. The dynamic execution model reduces the
overhead of parallelization yielding the relatively steep growth for the curve
related to the tiled algorithm.
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6 Conclusions
Even if a definition of multicore processor is still lacking, with some speculation
it is possible to define a limited set of characteristics that a software should have
in order to efficiently take advantage of multiple execution units on a chip.
The work presented here follows a path established by the same authors
in [7, 10, 28, 29] exploiting and reinterpreting ideas already studied in the
past [5, 6, 24, 25].
The discussed approach suggests that fine granularity and asynchronous ex-
ecution models are desirable properties in order to achieve high performance on
multicore architectures due to high degrees of parallelism, increased importance
of local data reuse and the necessity to hide the latency of access to memory.
Performance results presented in Section 5 support this reasoning by show-
ing how the usage of fine granularity, tiled algorithms together with a graph
driven, asynchronous execution model can provide considerable benefits over
the traditional fork-join approach and also vendor implementations.
The quality of the discussed approach is also supported by results achieved
by the FLAME group at University of Texas Austin [11, 20].
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